今日の日記
日記
Verilog Parserみーつけた！
http://vlsicad.eecs.umich.edu/BK/Slots/cache/www.veripool.com/verilog-perl.html
新FPGA
http://www.pldesignline.com/showArticle.jhtml?articleID=193002445
The comments to this entry are closed.
Mobile URL
| Sun | Mon | Tue | Wed | Thu | Fri | Sat |
|---|---|---|---|---|---|---|
| 1 | 2 | 3 | ||||
| 4 | 5 | 6 | 7 | 8 | 9 | 10 |
| 11 | 12 | 13 | 14 | 15 | 16 | 17 |
| 18 | 19 | 20 | 21 | 22 | 23 | 24 |
| 25 | 26 | 27 | 28 | 29 | 30 | 31 |
Comments